# 74LVT573

# 3.3 V octal D-type transparent latch; (3-state) Rev. 04 — 15 September 2008

Product data sheet

#### **General description** 1.

The 74LVT573 is a high-performance BiCMOS product designed for V<sub>CC</sub> operation at 3.3 V. This device is an octal transparent latch coupled to eight 3-state output buffers. The two sections of the device are controlled independently by Latch Enable (LE) and Output Enable (OE) control gates. The 74LVT573 has a broadside pinout configuration to facilitate PC board layout and allow easy interface with microprocessors.

The data on the D inputs are transferred to the latch outputs when the Latch Enable (LE) input is High. The latch remains transparent to the data inputs while LE is High, and stores the data that is present one setup time before the High-to-Low enable transition.

The 3-state output buffers are designed to drive heavily loaded 3-state buses, MOS memories, or MOS microprocessors. The active-Low Output Enable (OE) controls all eight 3-state buffers independent of the latch operation.

When  $\overline{OE}$  is Low, the latched or transparent data appears at the outputs. When  $\overline{OE}$  is High, the outputs are in the High-impedance "OFF" state, which means they will neither drive nor load the bus.

#### 2. **Features**

- Inputs and outputs arranged for easy interfacing to microprocessors
- 3-state outputs for bus interfacing
- Common output enable control
- TTL input and output switching levels
- Input and output interface capability to systems at 5 V supply
- Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs
- Live insertion and extraction permitted
- No bus current loading when output is tied to 5 V bus
- Power-up reset
- Power-up 3-state
- Latch-up protection
  - JESD78 class II exceeds 500 mA
- ESD protection:
  - ◆ HBM JESD22-A114E exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
- Specified from –40 °C to +85 °C




### 3.3 V octal D-type transparent latch; (3-state)

# 3. Ordering information


Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74LVT573D	–40 °C to +85 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1
74LVT573DB	–40 °C to +85 °C	SSOP20	plastic shrink small outline package; 20 leads; body width 5.3 mm	SOT339-1
74LVT573PW	–40 °C to +85 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1
74LVT573BQ	–40 °C to +85 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body $2.5\times4.5\times0.85$ mm	SOT764-1

# 4. Functional diagram




### 3.3 V octal D-type transparent latch; (3-state)



# 5. Pinning information

### 5.1 Pinning



### 3.3 V octal D-type transparent latch; (3-state)

### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
ŌĒ	1	output enable input (active LOW)
D0 to D7	2, 3, 4, 5, 6, 7, 8, 9	data input
GND	10	ground (0 V)
LE	11	latch enable (active HIGH)
Q0 to Q7	19, 18, 17, 16, 15, 14, 13, 12	data output
$V_{CC}$	20	supply voltage

# 6. Functional description

### 6.1 Function table

Table 3. Function table [1]

Operating mode	Control OE	Control LE	Input Dn	Internal register	Output Qn
Load and read register	L	Н	L	L	L
enable			Н	Н	Н
Latch and read register	L	$\downarrow$	I	L	L
			h	Н	Н
Hold	L	L	Χ	NC	NC
Disable outputs	Н	Χ	X	NC	Z

<sup>[1]</sup> H = HIGH voltage level;

# 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+4.6	V
$V_{I}$	input voltage		[ <u>1</u> ] -0.5	+7.0	V
Vo	output voltage	output in OFF-state or HIGH-state	[ <u>1</u> ] -0.5	+7.0	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-	-50	mA
I <sub>OK</sub>	output clamping current	V <sub>O</sub> < 0 V	-	-50	mA
Io	output current	output in LOW-state	-	128	mA
		output in HIGH-state	-	-64	mA

© NXP B.V. 2008. All rights reserved.

L = LOW voltage level;

 $<sup>\</sup>downarrow$  = HIGH-to-LOW latch enable transition;

h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition;

I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition;

Z = high-impedance OFF-state;

NC = no change;

X = don't care.

### 3.3 V octal D-type transparent latch; (3-state)

 Table 4.
 Limiting values ...continued

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>j</sub>	junction temperature		[2] _	150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +85  ^{\circ}\text{C}$	[3] -	500	mW

<sup>[1]</sup> The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

### 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		2.7	-	3.6	V
$V_{I}$	input voltage		0	-	5.5	V
$V_{IH}$	HIGH-level input voltage		2.0	-	-	V
$V_{IL}$	LOW-level input voltage		-	-	0.8	V
I <sub>OH</sub>	HIGH-level output current		-	-	-32	mA
$I_{OL}$	LOW-level output current		-	-	32	mA
		current duty cycle $\leq 50$ %; $f_i \geq 1~kHz$	-	-	64	mA
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+85	°C
$\Delta t/\Delta V$	input transition rise and fall rate	outputs enabled	-	-	10	ns/V

### 9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	T <sub>amb</sub> =	–40 °C to +	85 °C	Unit
			Min	Typ[1]	Max	
$V_{IK}$	input clamping voltage	$V_{CC} = 2.7 \text{ V}; I_{IK} = -18 \text{ mA}$	-1.2	-0.9	-	V
$V_{OH}$	HIGH-level output voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V};$ $I_{OH} = -100 \mu\text{A}$	V <sub>CC</sub> – 0.2	V <sub>CC</sub> – 0.1	-	V
		$V_{CC} = 2.7 \text{ V}; I_{OH} = -8 \text{ mA}$	2.4	2.5	-	V
		$V_{CC} = 3.0 \text{ V}; I_{OH} = -32 \text{ mA}$	2.0	2.2	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_{CC}$ = 2.7 V; $I_{OL}$ = 100 $\mu A$	-	0.1	0.2	V
		$V_{CC} = 2.7 \text{ V}; I_{OL} = 24 \text{ mA}$	-	0.3	0.5	V
		$V_{CC}$ = 3.0 V $I_{OL}$ = 16 mA	-	0.25	0.4	V
		$V_{CC}$ = 3.0 V $I_{OL}$ = 32 mA	-	0.3	0.5	V
		$V_{CC} = 3.0 \text{ V } I_{OL} = 64 \text{ mA}$	-	0.4	0.55	V
V <sub>OL(pu)</sub>	power-up LOW-level output voltage	$V_{CC} = 3.6 \text{ V}; I_O = 1 \text{ mA};$ $V_I = \text{GND or } V_{CC}$	<u>l</u> -	0.13	0.55	V

74LVT573 4

<sup>[2]</sup> The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

<sup>[3]</sup> For SO20 packages: above 70 °C derate linearly with 8 mW/K.
For SSOP20 and TSSOP20 packages: above 60 °C derate linearly with 5.5 mW/K.
For DHVQFN20 packages: above 60 °C derate linearly with 4.5 mW/K.

### 3.3 V octal D-type transparent latch; (3-state)

**Table 6.** Static characteristics ...continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		T <sub>amb</sub> =	–40 °C to <b>-</b>	$T_{amb}$ = -40 °C to +85 °C		
				Min	Typ[1]	Max		
l <sub>l</sub>	input leakage current	all input pins;						
		$V_{CC} = 0 \text{ V or } 3.6 \text{ V; } V_{I} = 5.5 \text{ V}$		-	1	10	μΑ	
		control pins;						
		$V_{CC} = 3.6 \text{ V}; V_{CC} \text{ or GND}$		-	±0.1	±1	μΑ	
		data pins						
		$V_{CC} = 3.6 \text{ V}; V_{I} = V_{CC}$	[3]	-	0.1	1	μΑ	
		$V_{CC} = 3.6 \text{ V}; V_{I} = 0 \text{ V}$		<b>-</b> 5	-1	-	μΑ	
I <sub>OFF</sub>	power-off leakage current	$V_{CC} = 0 \text{ V}$ ; $V_{I}$ or $V_{O} = 0 \text{ V}$ to 4.5 V		-	1	±100	μΑ	
I <sub>BHL</sub>	bus hold LOW current	Dn input; $V_{CC} = 3 \text{ V}$ ; $V_I = 0.8 \text{ V}$	<u>[4]</u>	75	150	-	μΑ	
I <sub>BHH</sub>	bus hold HIGH current	Dn input; $V_{CC} = 3 \text{ V}$ ; $V_I = 2.0 \text{ V}$		-	-150	<del>-</del> 75	μΑ	
I <sub>внно</sub>	bus hold HIGH overdrive current	Dn input; $V_{CC} = 0 \text{ V to } 3.6 \text{ V}$	<u>[4]</u>	-	-	500	μΑ	
I <sub>BHLO</sub>	bus hold LOW overdrive current	Dn input; $V_I = 3.6 \text{ V}$		-500	-	-	μΑ	
I <sub>LO</sub>	output leakage current	Qn output HIGH when $V_O = 5.5 \text{ V}$ and $V_{CC} = 3.0 \text{ V}$		-	60	125	μΑ	
I <sub>O(pu/pd)</sub>	power-up/power-down output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}; \overline{\text{OE}} = \text{don't care}$	<u>[5]</u>	-	1	±100	μΑ	
loz	OFF-state output current	$V_{CC} = 3.6 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}$						
		output HIGH: V <sub>O</sub> = 3.0 V		-	1	5	μΑ	
		output LOW: $V_O = 0.5 \text{ V}$		-5	-1	-	μΑ	
I <sub>CC</sub>	supply current	$V_{CC}$ = 3.6 V; $V_I$ = GND or $V_{CC}$ ; $I_O$ = 0 A						
		outputs HIGH		-	0.13	0.19	mΑ	
		outputs LOW		-	3	12	mΑ	
		outputs disabled	[6]	-	0.13	0.19	mΑ	
Δl <sub>CC</sub>	additional supply current	per input pin; $V_{CC}$ = 3 V to 3.6 V; one input at $V_{CC}$ – 0.6 V and other inputs at $V_{CC}$ or GND	[7]	-	0.1	0.2	mA	
Cı	input capacitance	$V_I = 0 \text{ V or } 3.0 \text{ V}$		-	4	-	pF	
Co	output capacitance	outputs disabled; V <sub>O</sub> = 0 V or 3.0 V		-	8	-	pF	

<sup>[1]</sup> Typical values are measured at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C.

<sup>[2]</sup> For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.

<sup>[3]</sup> Unused pins at V<sub>CC</sub> or GND.

<sup>[4]</sup> This is the bus hold overdrive current required to force the input to the opposite logic state.

This parameter is valid for any  $V_{CC}$  between 0 V and 1.2 V with a transition time of up to 10 ms. From  $V_{CC}$  = 1.2 V to  $V_{CC}$  = 3.3 V  $\pm$  0.3 V a transition time of 100  $\mu$ s is permitted. This parameter is valid for  $T_{amb}$  = 25 °C only.

<sup>[6]</sup>  $I_{CC}$  is measured with outputs pulled to  $V_{CC}$  or GND.

<sup>[7]</sup> This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND.

3.3 V octal D-type transparent latch; (3-state)

# 10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to ground (GND = 0 V); for test circuit see Figure 11.

Symbol	Parameter	Conditions		T <sub>amb</sub> =	–40 °C to	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +85  ^{\circ}\text{C}$		
				Min	Тур	Max		
t <sub>PLH</sub>	LOW to HIGH	LE to Qn; see Figure 6						
	propagation delay	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.6	3.5	5.6	ns	
		$V_{CC} = 2.7 \text{ V}$		-	-	6.3	ns	
		Dn to Qn; see Figure 7						
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.0	2.5	4.2	ns	
		$V_{CC} = 2.7 \text{ V}$		-	-	4.7	ns	
PHL	HIGH to LOW	LE to Qn; see Figure 6						
	propagation delay	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		2.5	4.3	6.5	ns	
		$V_{CC} = 2.7 \text{ V}$		-	-	7.2	ns	
		Dn to Qn; see Figure 7						
		$V_{CC}$ = 3.0 V to 3.6 V		1.0	2.7	4.3	ns	
		$V_{CC} = 2.7 \text{ V}$		-	-	5.2	ns	
PZH	OFF-state to HIGH	OE to Qn; see Figure 8						
propagation delay	propagation delay	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.0	2.8	5.1	ns	
	V <sub>CC</sub> = 2.7 V		-	-	6.2	ns		
OFF-state to LOW	OFF-state to LOW	OE to Qn; see Figure 9						
	propagation delay	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.3	3.3	5.5	ns	
		$V_{CC} = 2.7 \text{ V}$		-	-	6.6	ns	
PHZ	HIGH to OFF-state	OE to Qn; see Figure 8						
	propagation delay	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		2.0	3.7	5.7	ns	
		$V_{CC} = 2.7 \text{ V}$		-	-	6.7	ns	
PLZ	LOW to OFF-state	OE to Qn; see Figure 9						
	propagation delay	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.5	3.0	4.6	ns	
		$V_{CC} = 2.7 \text{ V}$		-	-	5.1	ns	
su	set-up time	Dn to LE; see Figure 10	[2]					
		V <sub>CC</sub> = 3.0 V to 3.6 V		0.7	-	-	ns	
		$V_{CC} = 2.7 \text{ V}$		0.6	-	-	ns	
1	hold time	Dn to LE; see Figure 10	[3]					
		$V_{CC} = 3.0 \text{ V} \text{ to } 3.6 \text{ V}$		1.6	-	-	ns	
		$V_{CC} = 2.7 \text{ V}$		1.8	-	-	ns	
N	pulse width	LE input HIGH; see Figure 6	[4]					
		V <sub>CC</sub> = 3.0 V to 3.6 V		3.3	-	-	ns	
		V <sub>CC</sub> = 2.7 V		3.3	-	-	ns	

<sup>[1]</sup> Typical values are at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C.


<sup>[2]</sup>  $t_{su}$  is the same as  $t_{su(L)}$  and  $t_{su(H)}$ .

<sup>[3]</sup>  $t_h$  is the same as  $t_{h(L)}$  and  $t_{h(H)}$ .

<sup>[4]</sup>  $t_W$  is the same as  $t_{WL}$  and  $t_{WH}$ .


3.3 V octal D-type transparent latch; (3-state)

### 11. Waveforms




Measurement points are given in Table 8.

Fig 6. Propagation delays latch enable input (LE) to output (Qn), and latch enable (LE) pulse width



Measurement points are given in Table 8.


Fig 7. Propagation delay data input (Dn) to output (Qn)



Measurement points are given in Table 8.


 $\mbox{V}_{\mbox{\scriptsize OL}}$  and  $\mbox{V}_{\mbox{\scriptsize OH}}$  are typical voltage output levels that occur with the output load.

Fig 8. Output enable time to HIGH-state and output disable time from HIGH-state



Measurement points are given in Table 8.

Fig 9. Output enable time to LOW-state and output disable time from LOW-state



Measurement points are given in Table 8.


Remark: The shaded areas indicate when the input is permitted to change for predictable output performance.


Fig 10. Data setup and hold times for data (Dn) and latch enable (LE) inputs

Table 8. Measurement points

Input	Output		
V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>
1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V	V <sub>OH</sub> – 0.3 V

### 3.3 V octal D-type transparent latch; (3-state)





Test data is given in Table 9.

Definitions test circuit:

R<sub>L</sub> = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

V<sub>EXT</sub> = Test voltage for switching times.

Fig 11. Test circuitry for switching times

Table 9. Test data


Input			Load		V <sub>EXT</sub>			
VI	fi	t <sub>W</sub>	$t_r, t_f$ $C_L$ $R_L$ $t_{PHZ}, t_{PZH}$ $t_{PLZ},$		t <sub>PLZ</sub> , t <sub>PZL</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>		
2.7 V	$\leq$ 10 MHz	500 ns	$\leq$ 2.5 ns	50 pF	$500~\Omega$	GND	6 V	open

### 3.3 V octal D-type transparent latch; (3-state)

# 12. Package outline

### SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA	PROJECTION		ISSUE DATE
SOT163-1	075E04	MS-013				<del>-99-12-27</del> 03-02-19


Fig 12. Package outline SOT163-1 (SO20)

74LVT573 **NXP Semiconductors** 

### 3.3 V octal D-type transparent latch; (3-state)

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

#### Note

1. Plastic or metal protrusions of 0.2 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT339-1		MO-150				<del>99-12-27</del> 03-02-19	


Fig 13. Package outline SOT339-1 (SSOP20)

74LVT573 **NXP Semiconductors** 

3.3 V octal D-type transparent latch; (3-state)

### TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



_							٠-,												
	UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
	mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	REFER	EUROPEAN	ISSUE DATE		
IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
	MO-153				<del>99-12-27</del> 03-02-19
-	IEC	IEC JEDEC		IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION

Fig 14. Package outline SOT360-1 (TSSOP20)

3.3 V octal D-type transparent latch; (3-state)

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1




Fig 15. Package outline SOT764-1 (DHVQFN20)

% NXP B.V. 2008. All rights reserved.

3.3 V octal D-type transparent latch; (3-state)

# 13. Abbreviations

#### Table 10. Abbreviations

Acronym	Description
BiCMOS	Bipolar Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

# 14. Revision history

### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes						
74LVT573_4	20080915	Product data sheet	-	74LVT573_3						
Modifications:	<ul> <li>The format of NXP Semice</li> </ul>		designed to comply with	the new identity guidelines of						
	<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>									
	<ul> <li><u>Section 3 "Ordering information"</u> and <u>Section 12 "Package outline"</u>: DGHVQFN20 package added.</li> </ul>									
	• Table 4 "Lim	niting values" T <sub>j</sub> and P <sub>tot</sub> added	l.							
	<ul> <li>Table 6 "Static characteristics" V<sub>RST</sub> changed to V<sub>OL</sub>; I<sub>HOLD</sub> changed to I<sub>BHL</sub>, I<sub>BHH</sub>, I<sub>BHLO</sub>; I<sub>CCH</sub>, I<sub>CCL</sub> and I<sub>CCZ</sub> changed to I<sub>CC</sub>; C<sub>i</sub> changed to C<sub>I</sub> and C<sub>OUT</sub> changed to C</li> </ul>									
		namic characteristics" $t_{su(H)}$ and $t_{(L)}$ changed to $t_{(H)}$ .	d $t_{su(L)}$ changed to $t_{su}$ ; $t_{t}$	$t_{h(H)}$ and $t_{h(L)}$ changed to $t_h$ and						
74LVT573_3	20011217	Product data sheet	-	74LVT573_2						
74LVT573_2	19980219	Product specification	-	-						

3.3 V octal D-type transparent latch; (3-state)

### 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 15.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

### 3.3 V octal D-type transparent latch; (3-state)

### 17. Contents

1	General description
2	Features
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description 4
6	Functional description 4
6.1	Function table 4
7	Limiting values 4
8	Recommended operating conditions 5
9	Static characteristics 5
10	Dynamic characteristics
11	Waveforms
12	Package outline
13	Abbreviations14
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks15
16	Contact information
17	Contents 16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

